Since Cadence added Azuro’s ccopt by default in SOC Encounter, I think it is time to look deeper in this clock concurrent optimization. The latter was initiated by a company called Azuro which was then acquired by Cadence in July 2012.
Clock concurrent optimization merges clock tree synthesis (CTS) with physical optimization, simultaneously building clocks and optimizing logic delays based directly on a propagated clocks model of timing. Thus, the clock tree synthesis (CTS) becomes timing-driven and tightly coupled with placement and logic sizing. This is different from traditional techniques of sequential optimization and useful skew.
CTS is done by combining the benefits of pre-route layer-aware optimization and useful skewing.
Buffer insertion is not only done to just reduce the skew but also to do time borrowing and to improve the overall speed of the design.
What is the benefits of using CCopt ?
- Increased chip speed or reduced chip area and power
- Reduced IR drop